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Abstract—The phase-sensitive or “lock-in” amplifier is a fun-
damental tool in experimental physics, and is able to extract
exceedingly small signals in the presence of noise. The lock-in
operates on the principle of synchronous excitation of the system
under test, which effectively moves the desired system response
above the influence of 1/f noise. The purpose of the paper is
twofold: (i) to investigate the numerical aspects of implementation
of the lock-in signal processing, particularly for computationally
resource-constrained environments; and (ii) to investigate the
tradeoff between A/D resolution and oversampling rates in this
particular application, where a synchronous reference signal is
available. We conclude that the quantization, sampling rate, and
numerical precision aspects are somewhat interrelated when the
best possible performance in terms of noise rejection is required.
I. INTRODUCTION
The lock-in amplifier or “lock-in” is a staple of very
low-signal physical measurement processes. The fundamental
approach is to make the measurand periodic in some way, thus
shifting the DC signal to a known frequency and avoiding low-
frequency flicker noise.
A lock-in amplifier is a phase-sensitive-detector which re-
covers the magnitude and phase information from a modulated
signal with respect to a reference signal. The term “lock-in”
amplifier is used because it locks onto that component of
the output of the measurement system which is synchronous
with the reference signal. Synchronous detection is obtained
through the use of one or more mixers and filters. The mixer
takes the incoming signal and multiplies it by the reference
signal, leaving only the desired signal as a DC component
together with higher-order harmonics of the original signal.
The output of the mixer is filtered to remove all frequency
components except the DC component containing the mag-
nitude information. A second mixer is usually used with a
quadrature (90◦) reference signal, so as to obviate the need for
manual phase adjustments of the reference signal. The lock-in
amplifier is described in more detail in Section III.
II. PREVIOUS WORK
Recently, Aguirre et al. discussed a lock-in amplifier for
portable sensing systems [1], and Son et al. proposed the use
of the second harmonic rather than the more usual lowpass
filtering approach [2].
Precision aspects of digital lock-in amplifiers were inves-
tigated in detail by Clarkson et al. [3], who investigated the
measurement uncertainty and effects of signal to noise ratio on
lock-in estimates. The work described in this paper involves
a digital lock-in amplifier [4].
Andersson et al. investigated the analog-to-digital (A/D)
converter resolution issue, with specific application to gas
spectroscopy [5]. It was noted that gas absorption measure-
ments are possible in the 10−3 − 10−4 concentration range,
whereas modulation techniques give detection limits of 10−6
or better, with averaging times in the range of 1-60 seconds.
Recently, the software modelling and measurement aspects
of lock-in amplifiers were investigated in detail [3], and this
work provides a perspective on the signal processing aspects
– in particular, the noise modelling and numerical precision
requirements.
Because the signal-to-noise ratio of systems requiring the
lock-in approach is quite poor, long integration times are re-
quired in order to resolve the underlying signal. This combina-
tion of large data sets and small underlying signal levels means
that computational residuals have the potential to adversely
affect the result. This is especially so where the computation is
only able to be performed to a limited precision. Furthermore,
embedded systems generally have lower precision sampling
hardware, which can however be utilized at a higher sampling
rate. Such oversampling approaches are quite well suited to
this particular application.
We have recently discussed roundoff errors in this context,
and proposed one particular type of simplification [6], as have
other authors [7]. This paper extends the previous work by
providing further experimental evidence and comparison to a
theoretical proof. We also propose a recursive structure, and
show that its performance may be substantially suboptimal
unless certain precautions are taken. Finally, we also discuss
the sampling aspects, and in particular the use of oversampling
for the quadrature-phase lock-in amplifier.
III. SIGNAL PROCESSING FOR LOCK-IN DETECTION
As mentioned above, early approaches to lock-in amplifi-
cation were purely analog ones. A simplified single-reference
approach is depicted in Figure 1. For reasons of simplicity,
early implementations used a square wave reference, rather
than the sinusoidal references as illustrated. This meant that
the multiplication operation indicated could be replaced by
a simple polarity inversion. The system under test is excited
by the test signal (sine or square), and the output amplified
and multiplied by a reference signal xr(t). This reference is
usually phase-shifted by an amount ϕr, and in an experimental
situation this is adjusted manually so as to maximize the output
amplitude. This is obviously not desirable, and in an automatic
or embedded device, this may not be possible to accomplish
at all. We return to this issue shortly.
The output of the multiplier is then fed to a lowpass filter,
which would ideally be a DC only filter. Thus the overall
system result is that the signal of interest is translated away
from DC to a higher frequency, with the modulation producing
a beat effect to transform the low-level output of the system
back into a DC signal. This approach avoids low-frequency
noise, which is predominant in experimental situations. In
particular, the so-called 1/f or flicker noise decreases in
strength as a function of frequency [8], [9].
To analyze the operation, we need expressions for phase-
shifted sinusoidal signals multiplied by each other. Using well-
known expansions for cos(α ± β) and sin(α ± β), we find
useful relationships for our analysis in this context are
sinα sinβ =
1
2
(
cos(α− β)− cos(α+ β)) (1)
sinα cosβ =
1
2
(
sin(α+ β) + sin(α− β)) (2)
cosα cosβ =
1
2
(
cos(α− β) + cos(α+ β)) (3)
Returning to the single-reference approach as depicted in
Figure 1, we have
xs(t) = As sin(ωst+ ϕs) (4)
The reference is then
xr(t) = Ar sin(ωrt+ ϕr) (5)
The product is
xm(t) = AsAr sin(ωst+ ϕs) sin(ωrt+ ϕr) (6)
We now assume the system under test is linear, and thus
no intermodulation products, and thus ωs = ωr. Using the
trigonometric expansions
xm(t) =
AsAr
2
(
cos(ϕs − ϕr)
− cos (2ωst+ (ϕs + ϕr))) (7)
Thus we have a DC component, and one at frequency 2ωs.
Assuming for the moment that we can apply a perfect lowpass
filter, we have
y(t) =
1
2
AsAr cos(ϕs − ϕr) (8)
If we can adjust the phase such that ϕs = ϕr, then it follows
that
As =
2xo(t)
Ar
(9)
The primary limitation of such a device is that the phase
must be incrementally adjusted by some means. This may be
overcome by using a phase-quadrature approach, as depicted
in Figure 2. Here we have a reference signal, together with
a 90◦ phase-shifted reference. This has the advantage that
we do not need to precisely (and manually) adjust the phase
compensation ϕr.
We can analyze the operation of this system as follows (we
use a notation similar to that of [3], but use radian frequency
for simplicity). The source signal is
xs(t) = As sin(ωst+ ϕs) (10)
with in-phase and quadrature signals
xr(t) = Ar sin(ωrt+ ϕr) (11)
yr(t) = Ar sin
(
ωrt+ ϕr +
pi
2
)
(12)
= Ar cos(ωrt+ ϕr) (13)
The product of these is
xm(t) = AsAr sin(ωst+ ϕs) sin(ωrt+ ϕr) (14)
ym(t) = AsAr sin(ωst+ ϕs) cos(ωrt+ ϕr) (15)
Simplifying using the trigonometric identities and again
with a linear response such that ωs = ωr
xm(t) =
AsAr
2
(
cos(ϕs − ϕr)
− cos (2ωst+ (ϕs + ϕr))) (16)
ym(t) =
AsAr
2
(
sin
(
2ωst+ (ϕs + ϕr)
)
+ sin(ϕs − ϕr)
)
(17)
After ideal lowpass filtering we have
xo(t) =
1
2
AsAr cos(ϕs − ϕr) (18)
yo(t) =
1
2
AsAr sin(ϕs − ϕr) (19)
Solving for the required unknowns,
As =
2
Ar
√
x2o(t) + y
2
o(t) (20)
ϕs = ϕr + tan
−1
(
yo(t)
xo(t)
)
(21)
Thus we have the output amplitude (which is normally what
is required for this application), and the relative phase shift if
desired. The amplitude is thus independent of ϕr.
As an alternative to lowpass filtering, [2] recently suggested
filtering the second harmonic 2ωs using a bandpass filter.
bx(t)
System ×
xs(t) xm(t) y(t)
ϕr
xr(t)
Fig. 1. A simple lock-in amplifier configuration. The phase must be adjusted
in order to maximize the output y(t). In a simplified version, the multiplication
could simply be a gain multiplier of ±1.
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Fig. 2. A lock-in amplifier approach using quadrature signals. The test signal
is multiplied by sine and cosine waveforms, and lowpass filtered. These two
output components are then combined to produce the average estimate of the
desired signal. The Phase-Locked Loop (PLL) may not be required in many
situations.
However, this approach has other disadvantages, in particular
the requirement for a narrow-band bandpass filter.
A DSP-based implementation of the above is described
in [4]. In such experimental and measurement situations that
warrant the use of a lock-in amplifier, the level of noise
is likely to be quite substantial. Thus we need to consider
quantization of the input signal, and the numerical aspects of
the multiplication and filtering.
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Fig. 3. Lock-in amplifier waveforms. Sine and cosine references are available,
with a noisy measured system output (lower).
IV. PERFORMANCE LIMITATIONS
We briefly summarize some previous work on examining
the performance limits of the lock-in technique. Dowell et
al. examined the precision limits of waveform recovery using
waveform processing techniques available at the time [10]. As
noted, the goal is to maximize the signal-to-noise ratio (SNR)
through appropriate signal processing strategies. It should be
noted that SNR is most often stated in terms of a power ratio,
but may also be stated in terms of the root-mean-square (RMS)
ratio. If converted to decibels, this results in a factor of 2
difference.
Dowell et al. also noted that coherent averaging improves
the SNR in proportion to the square root of the number of
samples averaged. However, we point out that this improve-
ment is in terms of the amplitude ratio rather than power. This
may be derived in a manner similar to [11] as follows. For a
signal with amplitude s(t) and statistically independent noise
samples u(t), we average over K samples to improve the SNR.
The net signal amplitude over K iterations is A1 +A2 + · · ·+
AK = KA, and the total power is proportional to the square
of this. The noise sources are assumed independent, and thus
the powers add independently. Thus the total noise power over
K observations is U21 + U
2
2 + · · · + U2K = KU2. The power
SNR is then
SNRp =
Px
Pu
(22)
=
K2A2
KU2
(23)
= K
A2
U2
(24)
Thus the power SNR is improved by a factor K, with the
amplitude SNR improved by a factor
√
K. Finally, Dowell
et al. concludes that, considering bounds due to noise, 1/f
noise, instrument limitations, considerable SNR improvement
is possible at the expense of long averaging times.
Gillies et al. [12] subsequently established the precision
limits of lock-in amplifiers based on an empirical study of
real units, and in passing noted the importance of arithmetic
precision. They employed averaging times longer than 100s,
and concluded that the output measurement error is inversely
proportional to the SNR at the input. Subsequently, [13]
employed the experimental results of [12] and showed that
such results are predicable on a theoretical basis. The RMS
noise is proportional to the square-root of the bandwidth.
Defining the effective or equivalent-noise bandwidth
∆f =
1
2pi
∫ ∞
0
∣∣∣∣ G(ω)Gmax(ω)
∣∣∣∣2 dω (25)
a first-order Butterworth-characteristic filter defined by
|G(ω) | = 1√
1 +
(
ω
ωc
)2 (26)
has an ENBW of ∆f = pi2 fc. Thus, the problem may
be framed from the point of view of bandwidth reduction.
However, the limiting case is the fact that a lowpass filter is
employed, thus providing an upper bound on the improvement
possible. The long time constant employed (125s) gave an
effective bandwidth (assuming a 1st-order filter) of 0.002 Hz.
For 5 MHz measurement bandwidth, the RMS of the input
noise is reduced by a factor of
√
BWin
BWout
. Finally, since the
bandwidth BWout is proportional to the time constant of the
input integration, the linear dependency noted experimentally
reduces to this ratio.
V. SNR PERFORMANCE LIMITS
Figure 4 shows some experimentally derived performance
limits, in terms of minimum detectable SNR and the corre-
sponding block size for integration. We have arbitrarily used
an error of 5% of the true value as being acceptable – this
value may need to be adjusted down in some applications.
Figure 4 shows a 10 dB increase in the sensitivity of
the lock-in with a tenfold increase of the block size. This
relationship is directly related to the quality of the low pass
filter used in the lock-in amplifier. As the number of samples
increases the bandwidth of the low pass filter decreases, thus
the lock-in rejects more noise.
102 103 104 105 106 107
−60
−50
−40
−30
−20
−10
0
Block Size N
D
et
ec
ta
bl
e 
SN
R
Block Size for Minimum Detectable SNR
Fig. 4. Block size required for 5% detection threshold at given SNR.
VI. ACCURACY OF RECURSIVE COMPUTATIONS
The FIR filter equation is
y(n) =
N−1∑
k=0
hkx(n− k) (27)
= h0x(n) + h1x(n− 1) + h2x(n− 2) + · · ·(28)
Bomar [14] derived the error variance for the standard FIR
filter as
σ2e =
(
Nh20 +
N−1∑
k=1
(N + 1− k)h2k
)
σ2xσ
2
ε (29)
where σ2x is the variance of the input random variable, and B
is the number of significant bits in the fractional representation
(B = 24 for IEEE754 standard single-precision). The growth
of the summation error is proportional to N , which clearly
may be reduced in magnitude if the order is such that larger
(N + 1 − k) is associated with smaller k. That is, if smaller
hk’s are associated with smaller k. This equation demonstrates
the basis of the often-held assertion that it is better to add lists
of numbers in ascending order. If hk = 1, the summation may
be reduced to 12 (N − 1)(N + 2)
For B fraction bits then the step size is
∆ = 2−B (30)
For floating-point arithmetic adhering to IEEE754 standard,
B = 24 not 23 because of the 1 to the left of the binary point.
The floating-point quantization error is −∆2 < ε < ∆2 with
mean 12 < m < 1, so the ratio of the relative error to the mean
is εm , whose variance is
σ2ε =
1
1/2
∫ 1
1/2
[
1
∆
∫ ∆/2
−∆/2
( ε
m
)2
d
]
dm (31)
=
∆2
6
(32)
Figure 5 shows a comparison of experimental results with
theoretical roundoff error as predicted by (32). For compar-
ison, the summation of samples taken in a pairwise fashion,
and samples summed in sorted order, are also shown. Taking
values in order of magnitude is able to reduce the error due
to rounding, but the improvement is not especially significant.
Additionally, this method would require a numerical sort stage,
which is somewhat time-consuming. However, taking values
in pairs and producing intermediate sums clearly reduces the
error for all block sizes. Summation methods for long vectors
of floating-point numbers have been discussed extensively in
the mathematical literature on numerical analysis [15], [16].
VII. COMPARISON OF ARITHMETIC LIMITATIONS
We now provide some results in the context of the lock-in
amplifier. We define the total integration block length as N ,
and the number of samples in each sine wave cycle as M . Thus
the phase angle per sample is 2pi/M . In the following results,
we assume that the true and correct result is obtained by
iteratively computing the multiply-integrate steps using double
precision arithmetic, and that all results are likewise stored in
double precision format.
The averaging stage expressed as an FIR filter is
y(n) =
1
N
[
x(n) + x(n− 1) + x(n− 2) + · · ·
· · ·+ x(n−N + 1)
]
(33)
=
1
N
N−1∑
m=0
x(n−m) (34)
At each time step n, the majority (actually, N − 1) of the
terms have already been summed. All that remains is to discard
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Fig. 5. Floating-point summation errors, comparing the theoretical value
with experimentally-generated results. The pairwise summation approach,
discussed previously, is also shown.
(subtract out) the oldest term x(n−N), and incrementally add
the newest sample x(n). Mathematically, we can derive this
by forming the sums for y(n) and y(n − 1), and subtracting
term-wise, to give
y(n) = y(n− 1) + 1
N
[
x(n)− x(n−N)
]
(35)
with z transform
Y (z)
X(z)
=
1− z−N
1− z−1 (36)
We may combine the sine/cosine multiply stage with the
averaging, using
x(n) = xr(n)xm(n) (37)
It is possible to cast this in a similar recursive fashion, since
the impulse response is symmetric without decay.
A recursive multiply-integrate step may be performed using
double precision, with results saved as single precision. This
saves memory, but requires a double-precision accumulator.
Also, only one cycle of sine is required, and thus we may
compute the reference in a modulo-M fashion
x(n) = xr([n mod M ])xm(n) (38)
For comparison, we show in the following the single-
precision iterative approach. This is identical to the double-
precision iterative approach, but performs all calculations to
single-precision only. Finally, we show the error for the single-
precision recursive calculation.
Figure 6 shows the performance for three approaches using
a small block size (N = 1000). The double-precision recursive
approach presents an error distribution from the ideal, although
the error is quite small (of the order of 10−10). The recursive
single-precision approach has errors of the order of 10−3,
which may be intrusive in many applications. Using the same
precision but an iterative (rather than recursive) computation
reduces the average error somewhat.
Next, Figure 7 extends this to a larger block size, keeping
the same relative number of samples per sinusoidal cycle.
The single-precision approach when iterated produces errors
of the order of 0.5%, whereas the recursive approach has a
substantially wider spread, to 10% and beyond.
Finally, Figure 8 employs the same block size, but a much
larger number of samples per cycle (400). In this case, the
recursive algorithm operating at a single-precision produces
results which would be deemed unacceptable.
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Fig. 6. Error performance for N = 1000,M = 20
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VIII. OVERSAMPLING AND QUANTIZATION
We now investigate the effects of quantizer resolution and
sampling rate. A well-known result is that each bit of addi-
tional precision increases the SNR by 6 dB, or
SNR(dB) ∝ 6N (39)
With an oversampling ratio of R, defined as
R =
fso
fs
(40)
the noise is spread across the entire band [17, Appendix A].
Using a quantization step size ∆
∆ =
Vmax
2Neq
(41)
the quantizing noise is assumed to be uniformly distributed
between ±∆/2, then
σ2e =
∆2
12
(42)
So for oversampling by a factor of R,
σ2e =
∆2
12R
(43)
Let the maximum range be
Vmax = 4σx (44)
Defining Neq to be the equivalent number of bits (ENOB), the
SNR is
SNR =
σ2x
σ2e
(45)
=
σ2x
1
12R
(
Vmax
2Neq
) (46)
=
3
4
R 22Neq (47)
=
3
4
R 4Neq (48)
The result is that each doubling of the sampling frequency
(doubling R) lowers the noise by 3 dB [17, Appendix A].
Also, each doubling of the sampling frequency reduces the
number of bits Neq by 12 . Equivalently, doubling the sampling
frequency increases the ENOB by 0.5. Thus,
fso = 2
2Neq fs (49)
= 4Neq fs (50)
where fs is the original sampling frequency, fso is the over-
sampling frequency, and Neq is the ENOB.
Figure 9 shows that for SNR levels of −40 dB and below,
there is no appreciable difference between using an 8 bit and
a 14 bit A/D converter, as below 40 dB SNR the mean-
squared error is directly proportional to the power of the noise.
This means that a lower-complexity A/D converter may be
employed, provided oversampling is also used. The assumed
theoretical noise floor is that of the quantization noise, since
from Figure 9 the mean-square error is around 10−5 for 8
bit resolution. However, this is not the case for the detectable
SNR, as quantization noise exceeds the input noise just after
0 dB SNR.
We point out the connection with the long-established
process of dithering before quantization. Dithering is a process
used in sampling where another signal is added with the input
signal before the A/D converter to boost the input signal so that
it exceeds the quantizer step size, thus making it visible to the
A/D converter. In this way, dithering can effectively increase
the resolution of the A/D converter. Because the dithering
signal is known, it can be removed in software leaving behind
the input signal. This does not apply, however, in the case of
low-level signal measurements.
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Fig. 9. Quantization and its effect on detectable SNR.
IX. CONCLUSIONS
We have shown that it is possible to exploit the additional
noise in lock-in applications to our advantage, by using a lower
resolution A/D converter in conjunction with oversampling.
This is because the additional noise effectively acts as a
dither signal for larger step sizes. However, using a large
oversampling ratio R results in the requirement for a large in-
tegration block N . This means that greater care must be taken
in calculating the sine-cosine products and integrating them,
because the rounding effects are cumulative. More specifically,
single-precision calculations can cause large roundoff errors
to accumulate. Further, the computationally-efficient recursive
algorithm causes roundoff errors to accumulate at a larger rate.
Thus the fundamental tradeoff involves sampling accuracy,
sampling rate, memory buffer requirements, and computational
accuracy.
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